


13"/15" Intel Skylake ULT Platform Block Diagram



+3V 4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39
 +1.0V 4,6,16,30,36
 +VCCIO 6,16,36
 +VCCSTPLL 4,5,6,9,36,37

HDMI

21 IN_D2#
 21 IN_D2
 21 IN_D1#
 21 IN_D1
 21 IN_D0#
 21 IN_D0
 21 IN_CLK#
 21 IN_CLK

IN_D2#
 IN_D2
 IN_D1#
 IN_D1
 IN_D0#
 IN_D0
 IN_CLK#
 IN_CLK

E55
 F55
 F58
 F53
 G53
 F56
 G56

DDI1_TXN[0]
 DDI1_TXP[0]
 DDI1_TXN[1]
 DDI1_TXP[1]
 DDI1_TXN[2]
 DDI1_TXP[2]
 DDI1_TXN[3]
 DDI1_TXP[3]

DDI2_TXN[0]
 DDI2_TXP[0]
 DDI2_TXN[1]
 DDI2_TXP[1]
 DDI2_TXN[2]
 DDI2_TXP[2]
 DDI2_TXN[3]
 DDI2_TXP[3]

DDI3_TXN[0]
 DDI3_TXP[0]
 DDI3_TXN[1]
 DDI3_TXP[1]
 DDI3_TXN[2]
 DDI3_TXP[2]
 DDI3_TXN[3]
 DDI3_TXP[3]

DDI1_TXN[0]
 DDI1_TXP[0]
 DDI1_TXN[1]
 DDI1_TXP[1]
 DDI1_TXN[2]
 DDI1_TXP[2]
 DDI1_TXN[3]
 DDI1_TXP[3]

DDI2_TXN[0]
 DDI2_TXP[0]
 DDI2_TXN[1]
 DDI2_TXP[1]
 DDI2_TXN[2]
 DDI2_TXP[2]
 DDI2_TXN[3]
 DDI2_TXP[3]

DDI3_TXN[0]
 DDI3_TXP[0]
 DDI3_TXN[1]
 DDI3_TXP[1]
 DDI3_TXN[2]
 DDI3_TXP[2]
 DDI3_TXN[3]
 DDI3_TXP[3]

DDI1_TXN[0]
 DDI1_TXP[0]
 DDI1_TXN[1]
 DDI1_TXP[1]
 DDI1_TXN[2]
 DDI1_TXP[2]
 DDI1_TXN[3]
 DDI1_TXP[3]

DDI2_TXN[0]
 DDI2_TXP[0]
 DDI2_TXN[1]
 DDI2_TXP[1]
 DDI2_TXN[2]
 DDI2_TXP[2]
 DDI2_TXN[3]
 DDI2_TXP[3]

DDI3_TXN[0]
 DDI3_TXP[0]
 DDI3_TXN[1]
 DDI3_TXP[1]
 DDI3_TXN[2]
 DDI3_TXP[2]
 DDI3_TXN[3]
 DDI3_TXP[3]

DDI1_TXN[0]
 DDI1_TXP[0]
 DDI1_TXN[1]
 DDI1_TXP[1]
 DDI1_TXN[2]
 DDI1_TXP[2]
 DDI1_TXN[3]
 DDI1_TXP[3]

DDI2_TXN[0]
 DDI2_TXP[0]
 DDI2_TXN[1]
 DDI2_TXP[1]
 DDI2_TXN[2]
 DDI2_TXP[2]
 DDI2_TXN[3]
 DDI2_TXP[3]

DDI3_TXN[0]
 DDI3_TXP[0]
 DDI3_TXN[1]
 DDI3_TXP[1]
 DDI3_TXN[2]
 DDI3_TXP[2]
 DDI3_TXN[3]
 DDI3_TXP[3]

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA

SDVO_CLK
 SDVO_DATA


SDVO_CLK
 SDVO_DATA

eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

1 OF 20

?

Reserve EDP_HPD opposites circuit!



Need apply PN

30,32,37

H_PROCHOT#

R463

499/F 4

EC_PECI

TP117

CATERR#

D63

A54

C65

C63

A65

C55

B54

C56

C55

B54

C56

+VCCSTPLL

R470

*49.9/F 4

CATERR#

R335

*0 4/S

R326

*51.4

JTAGX_PCH

R322

51.4

JTAG_TMS_PCH

R329

51.4

JTAG_TDI_PCH

R327

51.4

JTAG_TDO_PCH

R328

51.4

JTAG_TCK_PCH

Close to Chipset

Need apply PN

30,32,37

H_PROCHOT#

R463

499/F 4

EC_PECI

TP117

CATERR#

D63

A54

C65

C63

A65

C55

B54

C56

C55

B54

C56

+VCCSTPLL

R470

*49.9/F 4

CATERR#

R335

*0 4/S

R326

*51.4

JTAGX_PCH

R322

51.4

JTAG_TMS_PCH

R329

51.4

JTAG_TDI_PCH

R327

51.4

JTAG_TDO_PCH

R328

51.4

JTAG_TCK_PCH

Close to Chipset

SKL_ULT

4 OF 20

REV = 1

Close to EC

PM_THRMTRIP# R468 1K 4 +VCCSTPLL

Processor pull-up (CPU)
 TO BE REPLACED WITH 1K OHMS FOR SKL.
 470 OHM IS FOR I/P

PLACE NEAR CPU



XDP_TMS_CPU R336 *51.4
 XDP_TDI_CPU R323 *51.4
 XDP_TDO_CPU R324 *51.4

H_PROCHOT# R471 1K 4
 XDP_TCK0 R325 51.4
 XDP_TRST#_CPU R331 51.4



PROJECT : Y62P/Y63P
Quanta Computer Inc.


Size Custom	Document Number 02 - SKYPAKE 1/20(eDP/DDI)	Rev 1A
Date: Wednesday, July 22, 2015	Sheet 2 of	42




0612 Change R88 from 0 ohm to short pad

PCH Pull-high/low(CLG)

6/12 Change R78 from I to NI



For DS3 Sequence





PLTRST#(CLG)



Check Q2010 Rise/Fall time less than 100ns



System PWR_OK(CLG)




Close to CPU side
H_VCCST_PWRGD trace 0.3" - 1.5"




Layout note: need routing together and ALERT need between CLK and DATA.


CLOSE TO CPU
PLACE THE PU RESISTORS





PLACE THE PU RESISTORS
CLOSE TO VR
PULL UP IS IN THE VR MODULE




CLOSE TO CPU
PLACE THE PU RESISTORS



Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTx}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed




Power Rail	Description	Control
V _{CC}	Processor IA Cores Power Rail	SVID
V _{CCGT}	Processor Graphics Power Rails	SVID
V _{CCGTX}	Processor Graphics Extended Power Rail Available only for GT3/GT4 processor SKUs	SVID
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)
V _{CCIO}	IO Power Rail	Fixed
V _{CCST}	Sustain Power Rail	Fixed
V _{CCPLL}	Processor PLLs power rail	Fixed
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)
V _{CCOPC}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCOPC_1P8}	Processor OPC power rail (available only in SKU's with OPC)	Fixed
V _{CCEOPIO}	Processor EOPIO power rail (available only in SKU's with OPC)	Fixed






PROJECT : Y62P/Y63P
Quanta Computer Inc.


Size Custom	Document Number 06 -- SKYPAKE 7/20 (POWER-2)	Rev 1A
Date: Wednesday, July 22, 2015	Sheet	6 of 42



SKL_ULT 13 OF 20
REV = 1



+1.0V_DEEP_SUS 13,15,16,35,36
+VCCSTPLL 2,4,5,6,36,37




Processor Strapping


The CFG signals have a default value of '1' if not terminated on the board.

	1	0	Circuit
CFG3 (Physical Debug Enable) DFX_Privacy	Disable:	Enable: Set DFX Enable in DFX interface MSR	CFG3 R466 ~1K 4
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP	CFG4 R468 ~1K 4

+3V_DEEP_SUS 4,11,12,14,15,16,18
+3V 2,4,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39
+3VSS 4,15,16,28,29,30,33,35,36,39




GPIO Pull UP



PCH SPI ROM(CLG)


Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFPN07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

4M SPI ROM Socket




U14 & U15 footprint 要重疊

Need place to TOP




PCH SPI ROM(CLG)

0612 Change R10 from 0 ohm to short pad



R1/R2/R3/R4/R5/R7 close to U15 pin

SMBus/Pull-up(CLG)




+3V_DEEP_SUS 4,10,12,14,15,16,18
+3V 2,4,10,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39

Functional Strap Definitions


DESIGN NOTE:
WEAK PULL UP RESISTOR PRESENT ON THIS NET




TOP SWAP OVERRIDE
HIGH - TOP SWAP ENABLE
LOW-DISABLED
HIGH: LPC SELECTED FOR SYSTEM FLASH
WEAK INTERNAL PD




No Boot:
The signal has a weak internal pull-down.
0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).
1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.




No Boot:
The signal has a weak internal pull-down.
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.
Bit 10 Boot BIOS Destination
0 SPI
1 LPC



No Boot:
The signal has a weak internal pull-down.
0 = Enable security measures defined in the Flash Descriptor.
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY. This function is useful when running ITP/XDP.




No Boot:
The signal has a weak internal pull-down.
0 = Disable No Reboot mode.
1 = Enable No Reboot mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.





No Boot:
The signal has a weak internal pull-down.
0 = LPC is selected for EC.
1 = eSPI is selected for EC.


+3V 2,4,10,11,13,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39
+3V_DEEP_SUS 4,10,11,14,15,16,18




+	3V_RTC_2	4,15
+	3V_RTC	4,15,27,28,32
+	3V	2,4,10,11,12,14,15,16,17,18,20,21,22,23,24,25,26,27,29,30,31,37,39
+	1.0V_DEEP_SUS	9,15,16,35,36



RTC Clock 32.768KHz




RTC Circuitry(RTC)



External Crystal and Green Clock

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-U needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-U.



0701 Delete TP102, TP103 for Layout placement request




FOR SKL 15" Stuff R5119, Unstuff R5118 (Default)


FOR SKL 13" Stuff R5118,Unstuff R5119

FOR ISH: Stuff R57, Un-stuff R34 (Default)




FOR External Sensor HUB: Stuff R34, Un-stuff R57



Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
13" clamshell w/o/TS	0	0	0	0	0	1
13" convertible w/TS	0	0	0	0	1	0
15" convertible w/TS+ Giga NIC	0	0	0	0	1	1
13" Sangria 2.0 (Y62M) w/TS+ w/eDP Panel	0	0	0	1	0	0
15" Spritzer 2.0 (Y63M) w/TS+ Giga NIC+ w/eDP Panel	0	0	0	1	0	1
13" Sangria 2.1 (SKL) w/TS+ w/eDP Panel	0	0	0	1	1	0
15" Spritzer 2.1 (SKL) w/TS+ Giga NIC+ w/eDP Panel+ISH	0	0	0	1	1	1
15" Spritzer 2.1 (SKL) w/TS+ Giga NIC+ w/eDP Panel+ESH	0	0	1	1	1	1
13" convertible w/TS (Y0H HSW Win10)	0	1	0	0	1	0



HDA Bus(CLG)




FOR ISH: Stuff R50, R389 (Default)

EMU_LID: Active Low

! LID Open => High; LID Close =>Low


DISABLE KB: Active Low

FOR External Sensor HUB: Un Stuff D17, R389



BIOS need modify ISH_GP0 setting Internal PU 20K

* Please be noted ISH_GP[0:7] (Multiplexed with GPP_A12, GPAA_17, GPP_A[18:23]) are in PCH Primary Well Group A, when eSPI (Multiple xed withGPP_A[0:15]) is enable, VCCPGPPA should be supplied by 1.8V. That means the signaling level of all the Primary Well Group A signals including ISH_GP[0:7] will be 1.8V.



Proposed location must be under
the keyboard (TOP side)


```
0630 Delete Net ISH_COOL
SENSE on CN1.11
```




PROJECT : Y62P/Y63P
Quanta Computer Inc.

Size Custom	Document Number 14 -- SKYPAKE 19/20 (GPIO)	Rev 1A
Date: Wednesday, July 22, 2015	Sheet 14 of 42	







0612 Change R351 from I to NI



0612 Change C346, C344 from I to NI




0612 Change R347 from
I to NI



PROJECT : Y62P/Y63P
Quanta Computer Inc.

Size	Document Number 16 -- HSW XDP & APS	Rev 1A
Date: Wednesday, July 22, 2015	Sheet 16 of 42	

M_A_DQ[63:0]

2.48A

PC2100 DDR3 SDRAM SO-DIMM (204P)

DDR3-DIMM0_H=4.0 STD
ddr-dtssk-20401-tp4b-204p-smt
DGMK4000325
SOCKET DDR3 SODIMM(204P,H4.0,STD)QBCON

Pin connections for PC2100 DDR3 SDRAM SO-DIMM (204P):

- VDD1 to VSS16
- VDD2 to VSS17
- VDD3 to VSS18
- VDD4 to VSS19
- VDD5 to VSS20
- VDD6 to VSS21
- VDD7 to VSS22
- VDD8 to VSS23
- VDD9 to VSS24
- VDD10 to VSS25
- VDD11 to VSS26
- VDD12 to VSS27
- VDD13 to VSS28
- VDD14 to VSS29
- VDD15 to VSS30
- VDD16 to VSS31
- VDD17 to VSS32
- VDD18 to VSS33
- VDDSPD to VSS34
- NC1 to VSS35
- NC2 to VSS36
- NCTEST to VSS37
- EVENT# to VSS38
- RESET# to VSS39
- VREF_DQ to VSS40
- VREF_CA to VSS41
- VSS1 to VSS42
- VSS2 to VSS43
- VSS3 to VSS44
- VSS4 to VSS45
- VSS5 to VSS46
- VSS6 to VSS47
- VSS7 to VSS48
- VSS8 to VSS49
- VSS9 to VSS50
- VSS10 to VSS51
- VSS11 to VSS52
- VSS12 to VSS53
- VSS13 to VSS54
- VSS14 to VSS55
- VSS15 to VSS56
- VTT1 to VSS57
- VTT2 to VSS58
- GND to VSS59
- GND to VSS60

For EMI RESERVE

Capacitor connections for EMI RESERVE:

- EC11, EC13, EC17, EC15, EC10, EC22, EC20: *120P/50V_4
- EC2, EC1: *120P/50V_4
- EC21, EC14, EC12, EC24, EC19, EC23, EC25: *120P/50V_4
- EC16, EC18, EC26, EC27, EC28, EC29: *0.1U/16V_4

Place these Caps near So-Dimm0.

1uF/10uF 4pcs on each side of connector

Capacitor connections for So-Dimm0:

- C85, C91, C243, C154, C120, C119, C207, C238, C100, C213, C87, C183, C145, C233, C201, C223: 10U/6.3V_6
- C86, C77, C329, C327, C17, C20: 0.1U/16V_4
- C40, C41, C39, C45, C44: 1U/6.3V_4
- C328: 0.022U/25V_4
- C74: 0.022U/25V_4





VREF DQ0 M1 Solution

VREF DQ0 M1 Solution circuit diagram:


- SMDDR_VREF_DQ0_M3 to R305 (2F_6)
- R305 to SMDDR_VREF_DQ0_M1
- SMDDR_VREF_DQ0_M1 to R294 (1.8K/F_4)
- R294 to VREF_DQ0_M1
- SM_VREF to R141 (2F_6)
- R141 to SMDDR_VREF_DIMM
- SMDDR_VREF_DIMM to R138 (1.8K/F_4)
- R138 to VREF_DIMM

PROJECT : Y62P/Y63P
Quanta Computer Inc.


Size Custom	Document Number 17 -- DDR3 DIMM0-STD(4.0H)	Rev 1A
Date: Wednesday, July 22, 2015	Sheet	17 of 42




Co-lay for ODT
From Intel MOW, ODT directly connection to CPU




Place these Caps near So-Dimm1.
1uF/10uF 4pcs on each side of connector



VREF DQ1 M1 Solution











PROJECT : Y62P/Y63P
Quanta Computer Inc.


Size Custom	Document Number RTD2136	Rev 1A
Date: Wednesday, July 22, 2015		Sheet 19 of 42

LID Switch


eDP Conn.

20







Head Phone out



Audio Board




FAN



2,4,10,11,12,13,14,15,16,17,18,20,21,22,24,25,26,27,29,30,31,37,39
21,22,26,27,39
4,25,33,34,35,36,37,38,39

	PROJECT : Y62P/Y63P		
	Quanta Computer Inc.		
Size Custom	Document Number	Rev	
	Audio/AMP HPA022642RTJR	1A	
Date: Wednesday, July 22, 2015	Sheet 23	of 42	


```
if ISOLATEB pin pull-low, the
LAN chip will not drive it's
PCI-E outputs ( excluding
PCIE_WAKE# pin )
```



<30 mil
> 60 mil
>60mil


Power trace Layout 寬度> 60mil

4.7UH,+20%,650MA_1210
121




Close to Choke La
SWR mode need stuff Ca & Cb

For GbE
* Place Cg close to each VDD10 pin-- 22 (reserve)




FOR GIGA: 8161GSH: AL008161004 (Default)
FOR 10/100: 8176EH: AL008176000

10/100 only



BOT: DB0LE6LAN00
FCE: DB0LE6LAN20

Reserve for Realtek FAE request.



close to each VDD33 pin-- 11, 32

Place Cc and Cd close to each VDD33 pin-- 23


Remove For Not Using SWR mode

2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,25,26,27,29,30,31,37,39


+3V
+3V

Giga only


Swap pin for Layout



BOT: DB0Z06LAN00
FCE: DB0LL1LAN00 (Default)



LAN conn




0721 Change CN18 from DFTJ12FR357
to DFTJ12FR396



PROJECT : Y62P/Y63P
Quanta Computer Inc.




Size Custom	Document Number RTL 8161/RJ45	Rev 1A
Date: Wednesday, July 22, 2015	Sheet 24 of 42	





SATA HDD Connector(Cable type)




Bypass CAP close conn



LED1	PN	
Dual Color	BEWY0009ZA0	stuff R370, unstuff R573
Single Color	BEWH0046Z00	stuff R573, unstuff R370


SATA Re-driver

Ra & Rb need place close

**SATA LED**

SATA re-driver IC
stuff Rb,Cb , unstuff Ra,Ca

unstuff SATA re-driver IC
stuff Ra,Ca , unstuff Rb,Cb




TPM (2.0)

Address

	BADD
HIGH	4EH/4F (default)

Close to EC Side



FOR EMI

LFRAME#	EC3	*220P/50V_4
PLTRST#	EC5	*220P/50V_4

2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,27,29,30,31,37,39
21 22 23 27




PROJECT : Y62P/Y63P
Quanta Computer Inc.



Size Custom	Document Number HDD/mSATA/FAN/LED	Rev
Date: Wednesday, July 22, 2015	Sheet 26 of 42	

Power Button Connector


PWR LED Clamshell (Y61) only




Pin define is different
Power Board does not shared with Y6x !!




Touch Pad Connector



KEYBOARD Con.




KEYBOARD PULL-UP






15" KB backlight only

(Default 15" Stuff)
(13" Un-Stuff)





Accelerometer Sensor





Hole









2,4,10,11,12,13,14,15,16,17,18,20,21,22,23,24,25,26,27,30,31,37,39
4,10,15,16,28,30,33,35,36,39




+3V
+3VS5

FOR ISH: Stuff (Default) FOR External Sensor HUB: Stuff

Note: Place all capacitors close to IT8350.



32.768kHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.



Reserved SMBus channel 0 for debugging & updating FW
Reserved
SMBus channel 4 for connecting the Sensor (G-sensor)

Reserved TX/RX for debugging

if no use ADC function,
please pull down to GND
SMINTx for sensor interrupt


GPG2 can't floating

External crystal is must be item
when USB func. is used !


Close to CN3
0630 Delete R446 to C00L
SENSE and GPIO
Close to CN3

Close to U23
DISABLE KB 14,29,30


0708 Add R580 between
+3V and GPI5



0708 Change R215 from I to NI




0708 Change C473 from
22P to 27P




Accelerometer Sensor



Put it on MB side





Close to U9



To Sensor Hub SMBUS













DC/DC +3VS5/+5VS5

+3VS5 4,10,15,16,28,29,30,35,36,39
+5VS5 4,23,25,34,35,36,37,38,39






+VIN 20,27,32,33,34,37,38
 +3VS5 4,10,15,16,28,29,30,33,36,39
 +5VS5 4,23,25,33,34,36,37,38,39
 +1.0V_DEEP_SUS 9,13,15,16,36
 +1.8V_DEEP_SUS 9,15







20150111 updated



PROJECT : Y62P/Y63P
Quanta Computer Inc.

Size Custom	Document Number +1.1VS5 (RT8228)/2.5V	Rev 1A
Date: Wednesday, July 22, 2015	Sheet 35	of 42

	+1.0V	2,4,6,16,30
	+3VS5	4,10,15,16,28,29,30,33,35,39
	+5VS5	4,23,25,33,34,35,37,38,39
	+VCCIO	2,6,16
	+VCCSTPLL	2,4,5,6,9,37
	+1.0V_DEEP_SUS	9,13,15,16,35




Reserve for Modern StandBy







PROJECT : Y62P/Y63P
Quanta Computer Inc.


Size Custom	Document Number +1.0V/+VCCSTPLL	Rev 1A
Date: Wednesday, July 22, 2015	Sheet 36	of 42





+VIN 20,27,32,33,34,35,37
 +5VS5 4,23,25,33,34,35,36,37,39
 +VCCSA 6,37











PROJECT : Y62P/Y63P
Quanta Computer Inc.

Size	Document Number	Rev
	Intel POWER UP SEQUENCE	1A
Date:	Wednesday, July 22, 2015	Sheet 42 of 42